

FIG. 1




FIG. 2

```
graph TD
    subgraph 300
        MP[MICROPROCESSOR 402]
        CM[CACHE MEMORY 306]
        MP --- 304 --- CM
    end
    MP <--> 312
    subgraph 308
        SC[SYSTEM CONTROLLER 310]
        MS[MEMORY SUBSYSTEM 316]
        GC[GRAPHICS CONTROLLER 320]
        VD[VIDEO DISPLAY 318]
        SC <--> 314 --- MS
        SC <--> 322 --- GC
        GC --> VD
    end
    308 --- 312
```




FIG. 4




FIG. 5A




FIG. 5B




FIG. 6